GATE Electronics and Communications (EC) 2022 Solved Paper

Question : 50 of 65

Marks: +1, -0

For the circuit shown, the clock frequency is f0 and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop, _______.